

IN THE SPECIFICATION:

Please replace the original specification with the attached Substitute Specification.

SUBSTITUTE SPECIFICATION**SEMICONDUCTOR DEVICE****BACKGROUND OF THE INVENTION**

The present invention relates to a semiconductor device, and, in particular, to a semiconductor device that includes complementary field-effect transistors, comprising n-channel field-effect transistors and p-channel field-effect transistors.

In recent years, the processing power demanded of semiconductor devices, such as provided in LSI, has become greater in accompaniment with the development of information communication equipment, and the working speed of transistors is being increased. In particular, complementary field-effect transistors in the form of n-channel field-effect transistors and p-channel field-effect transistors are being widely used because of their low power consumption. Increases in the speed of such transistors have advanced mainly due to the miniaturization of their structures, and such advances have been supported by the progress in lithographic technology which is used for finishing the semiconductor devices.

However, more recently, minimum finishing dimensions (minimum finishing conditions of gates) have become equal to or less than the wavelength levels of the light used in the lithography processing, and so further miniaturization of finishing dimensions is becoming more difficult.

Using the fact that electron mobility (effective mass) changes when silicon crystals are strained, a method has been proposed in which silicon germanium, which has a larger lattice constant than silicon, is used for a substrate film for forming field-effect transistors, and a silicon layer is epitaxially grown thereon, whereby strain is imparted to the silicon serving as a channel portion, the mobility is raised, and the speed of the transistors is increased, as disclosed in JP-A-11-340337.

Also, a method in which the start-up delay of drain currents is controlled by stress control of the gate electrodes of field-effect transistors is disclosed in JP-A-6-232170.

5 In semiconductor devices in recent years, increases in the working speed of field-effect transistors have been achieved. As one means therefor, a method is being considered in which a silicon germanium material, which has a larger lattice constant than silicon, is used for a silicon substrate of channel portions, to thereby impart strain to the silicon and raise the mobility.

10 However, when materials having different crystal lattice constants are epitaxially grown so that the lattices are aligned, as disclosed in JP-A-11-340337, the energy of the strain generated in the crystal is large. With respect to a film thickness that is equal to or greater than a critical film thickness, there is the problem that rearrangement is generated in the crystal, and in processes for manufacturing semiconductor devices such as LSI, there is an increase in the cost accompanying
15 the introduction of new semiconductor devices, resulting from the introduction of uncommon materials, such as silicon germanium, so that practical utilization of this technique is not easy.

Also, complementary field-effect transistors are formed by n-channel field-effect transistors using electrons as a carrier and p-channel field-effect transistors
20 using positive holes as a carrier, and so it is preferable to increase the speeds of both the n-channel field-effect transistors and the p-channel field-effect transistors in order to increase the speed of the semiconductor device as a whole.

In JP-A-6-232170, the target transistor is disclosed as a transistor created by a chemical semiconductor. Currently, consideration is not being given to transistors
25 created on a silicon substrate as mainly used in LSI and a DRAM. The field-effect transistors therein are only n-channel field-effect transistors, and so consideration is only given to one axis with respect to the control direction of the stress, and the transistors have been insufficient.

The direction (direction in which the drain currents mainly flow) of the channels of field-effect transistors formed on a silicon substrate is commonly aligned with a direction parallel to a $\langle 110 \rangle$ crystal axis. However, the development of complementary field-effect transistors, in which the channel direction is used as the $\langle 100 \rangle$ crystal axis direction, is advancing from the standpoint of increasing the speed of a p-channel field-effect transistor (Hirokazu Sayama and Yasuaki Inoue, Oyo Butsuri ("Applied Physics"), Vol. 69, No. 9, p. 1099 (2000)). The mechanism by which the speed of the p-channel field-effect transistors is increased is thought to result from the hole mobility of a positive hole of the $\langle 100 \rangle$ crystal axis being greater in comparison to that of the $\langle 110 \rangle$ axis, and due to the short channel characteristics being improved.

However, the difference in the crystal axes resides not only in the fact that ideal mobility (no strain) of the silicon crystal changes, but there is a potential for the sensitivity with respect to stress (strain) to also change. In other words, there is a potential for the drain current (mobility), which is increased by tensile strain in $\langle 110 \rangle$ axis transistors, to be lowered in $\langle 100 \rangle$ axis transistors.

Therefore, in techniques based on increasing the speed by straining the crystal, the transistors whose channel direction is the $\langle 100 \rangle$ axis direction may be different from field-effect transistors whose channel direction is the $\langle 110 \rangle$ axis direction that are commonly considered.

SUMMARY OF THE INVENTION

It is an object of the present invention to effectively realize, in a semiconductor device including n-channel field-effect transistors and p-channel field-effect transistors, whose channel direction is a $\langle 100 \rangle$ axis direction, a semiconductor device in which the drain current characteristics of the n-channel field-effect transistors and the p-channel field-effect transistors are excellent.

The present inventors have measured the stress dependency of drain currents of field-effect transistors whose channel direction is the $\langle 100 \rangle$ axis

direction, and it has been demonstrated that the stress dependency thereof is different than that of transistors of the common $\langle 110 \rangle$ axis direction.

Fig. 2 is a graph showing experimental results concerning the stress dependency of drain currents of n-channel field-effect transistors and p-channel field-effect transistors, which are formed on an Si (001) surface so that the drain currents flow parallel to the $\langle 100 \rangle$ axis. The gate length of the evaluated field-effect transistors was 0.2 μm . The directions of the stress were uniaxial stress (stress parallel to the channels) within the channel surface in a direction parallel to the drain currents flowing through the channels of the field-effect transistors and uniaxial stress (stress orthogonal to the channels) within the channel surface in a direction orthogonal to the drain currents. With respect to the reference values of the stress, plus represents tensile stress and minus represents compression stress.

In Fig. 2, in the case of the n-channel field-effect transistors, the drain currents increased with respect to tensile stress (stress parallel to the channels was about 4.3%/100 MPa, and the stress orthogonal to the channels was about 0.85%/100 MPa).

In the case of the p-channel field-effect transistors, the drain currents increased with respect to compression stress (stress parallel to the channels was about 0.41%/100 MPa, and the stress orthogonal to the channels was about 2.2%/100 MPa).

Fig. 3 illustrates results obtained when an experiment that was the same as the above-described experiment was conducted in regard to transistors whose channel direction was the $\langle 110 \rangle$ direction.

In Fig. 3, in the case of the n-channel field-effect transistors, the drain currents increased with respect to tensile stress (stress parallel to the channels was about 4.3%/100 MPa, and stress orthogonal to the channels was about 1.7%/100 MPa).

In the case of the p-channel field-effect transistors, the drain currents increased with respect to the direction orthogonal to the channels (about 3.6%/100

MPa), but the drain currents decreased with respect to the direction parallel to the channels (about 6.3%/100 MPa).

From Figs. 2 and 3, it will be understood that the stress dependency of the drain currents differs greatly depending on the channel direction. In particular, the difference in dependency in p-channel field-effect transistors is great, and when transistors that are parallel to the $\langle 100 \rangle$ axis are created with the same stress control as transistors that are parallel to the $\langle 110 \rangle$ axis, it is thought that there is the potential for the drain currents to be reduced.

In other words, it was demonstrated that, in order to increase the drain current of transistors whose channel direction is the $\langle 110 \rangle$ axis direction, the tensile stress should be loaded to the n-channel field-effect transistors in directions parallel and orthogonal to the inside of the channel surface, and compression stress should be loaded to the p-channel field-effect transistors in directions parallel and orthogonal to the inside of the channel surface.

In the debate within elastic deformation, stress and strain are in a proportional relation. Therefore, in the aforementioned experimental results, the reason why the drain current increases when tensile stress is loaded to the n-channel field-effect transistors that are parallel to the channel is believed to be because the crystal lattice of the silicon configuring the channel is strained in a tensile direction parallel to the inside of the channel in comparison with that prior to loading the stress, whereby the electron mobility increases. It is possible to measure this strain generated in the silicon crystal by use of a TEM, electron beam analysis, and Raman spectrometry.

In multilayer film laminate structures, such as transistors, thermal stress resulting from differences in the coefficient of linear expansion between the materials and inherent stress resulting from differences in the lattice constant and film contraction at the time of crystallization are generated, and residual stress is generated in the structure interior. Generations of field-effect transistors whose